



R33 INTEL UMA/DISCRETE SYSTEM DIAGRAM

01






FDI disable (DIS only stuff)

DEL

FDI_FSYNC can gang all these 4 signals together and tie them with only one 1K resistor to GND (DG V0.5 Ch2.2.9).


PEG x16 disable (UMA only remove)




0.22uF AC coupling Caps for PCIE GEN1/2/3

0.22uF AC coupling Caps for PCIE GEN1/2/3

DP & PEG Compensation




Processor pull-up (CPU)



PROJECT : R33
Quanta Computer Inc.


Size	Document Number	Rev
Custom	SNB 1/4 (PCIE&DMI&FDI)	1A
Date: Wednesday, August 31, 2011	Sheet 2 of 43	

Ivy Bridge Processor (DDR3)



POWER

U22F



Ivy Bridge_PGA_2DPC_Rev0p61

PEG AND DDR

CORE SUPPLY

SVID

SENSE LINES

VIDALERT#
VIDSCLK
VIDSOUT

AJ29 H CPU SVIDALRT#
AJ30 H CPU SVIDCLK
AJ28 H CPU SVIDDAT

VCC_SENSE
VSS_SENSE


VCCIO_SENSE
VSS_SENSE_VCCIO

VCCP_SENSE
VSSP_SENSE



Trace Route to Power IC area.

+1.05V_VTT

VCCP_SENSE R394 10F_4
VSSP_SENSE R390 10F_4


SNB: 8.5A
IVY: 8.5A

22uF_8 x2 Socket TOP cavity
22uF_8 x2 Socket BOT cavity
22uF_8 x4 Socket TOP edge
22uF_8 x4 Socket BOT edge
470uF_7343 x2



POWER

U22G



GRAPHICS

1.8V RAIL

Ivy Bridge_rPGA_2DPC_Rev0p61

SENSE LINES

VREF

DDR3 -1.5V RAILS

SA RAIL

MISC

VAXG_SENSE
VSSAXG_SENSE

AK35
AK34

+VDDR_REF_CPU

SM_VREF


SA_DIMM_VREFQ0
SB_DIMM_VREFQ0

VDDQ1
VDDQ2
VDDQ3
VDDQ4
VDDQ5
VDDQ6
VDDQ7
VDDQ8
VDDQ9
VDDQ10
VDDQ11
VDDQ12
VDDQ13
VDDQ14
VDDQ15



M27
M26
M25
M24
M23
M22
M21
M20
M19
M18
M17
M16
M15
M14
M13
M12
M11
M10
M9
M8
M7
M6
M5
M4
M3
M2
M1
M0

VCCSA1
VCCSA2
VCCSA3
VCCSA4
VCCSA5
VCCSA6
VCCSA7
VCCSA8

VCCSA_SENSE
VCCSA_VID[0]
VCCSA_VID[1]
VCCIO_SEL



Layout note: need routing
together and ALERT need
between CLK and DATA.





For rPGA socket, RSVD59 pin should be left NC.

The CFG signals have a default value of '1' if not terminated on the board.

CFG2 R184 *1K_4

CFG4 R185 *1K_4

CFG7 R181 *1K_4



CFG5 R183 1K_4


CFG6 R179 1K_4

```
11: (Default) x16 - Device 1 functions 1 and 2 disabled
10: x8, x8 - Device 1 function 1 enabled ; function 2 disabled
01: Reserved - (Device 1 function 1 disabled ; function 2 enabled)
00: x8,x4,x4 - Device 1 functions 1 and 2 enabled
```




Size Custom	Document Number SNB 4/4 (GND)	Rev 1A
Date: Wednesday, August 31, 2011		Sheet 5 of 43







HDD0 (SATA3 6.0Gb/s)




ODD (SATA1 1.5Gb/s)



PCH JTAG Debug(CLG)



PCH SPI ROM(CLG)





Vender	Size	P/N
EON	4MB	AKE39ZN0Q02 (EN25Q32B-104HIP)
Max	4MB	AKE39FP0Z02 (MX25L3206EM2I-12G)
Socket		DFHS08FS023




PROJECT : R33
Quanta Computer Inc.

Size Custom	Document Number PCH 2/6 (SATA/HDA/SPI)	Rev 1.
Date: Wednesday, August 31, 2011	Sheet 7 of 43	










MFG-TEST






GPIO Pull-up/Pull-down(CLG)




BOARD ID SETTING

<8> BOARD_ID0 BOARD_ID0
<8> BOARD_ID1 BOARD_ID1
<8> BOARD_ID2 BOARD_ID2
<8> BOARD_ID3 BOARD_ID3

Model	BOARD_ID5	BOARD_ID4	BOARD_ID3	BOARD_ID2	BOARD_ID1	BOARD_ID0
R33 UMA	0	0	0	0	0	0
R33 DIS	0	0	0	0	0	1
	0	0	0	0	1	1
	0	0	0	1	1	1
	0	0	0	0	0	0




GFX Present




PROJECT : R33
Quanta Computer Inc.


Size Custom	Document Number PCH 4/6 (GPIO/MISC)	Rev 1A
Date: Wednesday, August 31, 2011 Sheet 9 of 43		




COUGAR POINT/Panther Point (POWER)




If have power noise issue then stuff it.



PROJECT : R33
Quanta Computer Inc.


 NB5	Size	Document Number	Rev
	Custom	PCH 5/6 (POWER)	1A
Date: Wednesday, August 31, 2011		Sheet 10 of 43	






del M2 solution

VREF DQ0 M2 Solution





4/27: layout modify


Place these Caps near So-Dimm0.



PROJECT : R33 Quanta Computer Inc.		
Size Custom	Document Number DDR3 DIMM0-RVS (5.2H)	Rev 1A
Date: Wednesday, August 31, 2011 Sheet 12 of 43		



Size Custom	Document Number DDR3 DIMM1-RVS (9.2H)	Rev 1A
Date: Wednesday, August 31, 2011		Sheet 13 of 43




PROJECT : R33
Quanta Computer Inc.


Size Custom Document Number THAMES_PCIE Interface Rev 1A
Date: 2017-08-31 Status: 14 of 43


MEM_ID[3:0]	Vendor	Type	Vendor P/N
0000	Hynix- D (V8GA)	84Mx16 *8, 900Mhz	H5TQ1G63DPR-11C
0001	Micron- G die	84Mx16 *8, 900Mhz	MT41J64M16JT-107G:G
0010	Samsung- G die	84Mx16 *8, 900Mhz	K4W1G1646G-BC11
0011	Hynix- B (V8GA)	128Mx16 *8, 900Mhz	H5TQ2G63BFR-11C
0100	Micron- D die	128Mx16 *8, 900Mhz	MT41J128M16HA-107G:D
0101	Samsung- C die	128Mx16 *8, 900Mhz	K4W2G1646C-BC11
0110	Hynix- B (V8GA)	128Mx16 *4, 900Mhz	H5TQ2G63BFR-11C
0111	Micron- D die	128Mx16 *4, 900Mhz	MT41J128M16HA-107G:D
1000	Samsung- C die	128Mx16 *4, 900Mhz	K4W2G1646C-BC11
1001			
1010			
1100			
1101			
1110			
1111			

Thames XT	PWR_CNTL2	PWR_CNTL1	PWR_CNTL0	V-CORE
L	0	0	0	1.0V
M	0	0	1	0.9V
H	0	1	0	0.875V
	0	1	1	0.85V
	1	0	0	0.8V
	1	0	1	0.75V




Memory Type	
DDR3	27-MHz (± 30 ppm) crystal connected to XTALIN/XTALOUT, or 27-MHz (1.8 V) oscillator connected to XTALIN.
GDDR5	27-MHz (3.3 V) oscillator connected to XO_IN, and 100-MHz (3.3 V) oscillator connected to XO_IN2. (By default, this clock should not be spread since internal spreading is used.)





CONFIGURATION STRAPS -- SEE EACH DATABOOK FOR STRAP DETAILS ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET				
STRAPS	MLPS	GPIO PIN	DESCRIPTION OF DEFAULT SETTINGS	Default Setting
MLPS_DISABLE	NA	GPIO_28_FDO	Enable MLPS, NA for Thames/Whistler/Seymour 0: Enable MLPS, disable GPIO PINSTRAP 1: Disable MLPS, enable GPIO PINSTRAP	X
TX_PWRS_ENB	PS_1[4]	GPIO0	Transmitter Power Savings Enable 0: 50% Tx output swing 1: Full Tx output swing	X
TX_DEEMPH_EN	PS_1[5]	GPIO1	PCIe Transmitter De-emphasis Enable 0: Tx de-emphasis disabled 1: Tx de-emphasis enabled	X
BIF_GEN3_EN_A	PS_1[1]	GPIO2	PCIe Gen3 Enable (NOTE: RESERVED for Thames/Whistler/Seymour) 0: GEN3 not supported at power-on 1: GEN3 supported at power-on	1
BIF_VGA_DIS	PS_2[4]	GPIO9	VGA Control 0: VGA controller capacity enabled 1: VGA controller capacity disabled (for multi-GPU)	0
ROMIDCFG[2:0]	PS_0[3..1]	GPIO[13:11]	Serial ROM type or Memory Aperture Size Select If GPIO22 = 0, defines memory aperture size If GPIO22 = 1, defines ROM type 100 - 512Kbit M25P05A (ST) 101 - 1Mbit M25P05A (ST) 101 - 4Mbit V25P80 (ST) 101 - 4Mbit V25P80 (ST) 101 - 8Mbit V25P80 (ST) 101 - 512Kbit Pm25LV612 (Chingis) 101 - 1Mbit Pm25LV010 (Chingis)	XXX
BIOS_ROM_EN	PS_2[3]	GPIO22	Enable external BIOS ROM device 0: Disabled 1: Enabled	X
AUD[1] AUD[0]	NA NA	HSYNC VSYNC	00 - No audio function 01 - Audio for DP only 10 - Audio for DP and HDMI if dongle is detected 11 - Audio for both DP and HDMI HDMI must only be enabled on systems that are legally entitled. It is the responsibility of the system designer to ensure that the system is entitled to support this feature.	XX
CEC_DIS	PS_0[4]	GENLK_VSYNC	Enable CEC function. Reserved for Thames/Whistler/Seymour 0: Disabled 1: Enabled	X
RESERVED RESERVED RESERVED RESERVED	PS_1[3] PS_1[2] NA NA	GENLK_CLK GPIO8 GPIO21 GENERICC	NOTE: ALLOW FOR PULLUP PADS FOR THE RESERVED STRAPS BUT DO NOT INSTALL RESISTOR IF THESE GPIOs ARE USED, THEY MUST KEEP LOW AND NOT CONFLICT DURING RESET Reserved Reserved Reserved Reserved (for Thames/Whistler/Seymour only)	0 0 0 0
AUD_PORT_CONN_PINSTRAP[2] AUD_PORT_CONN_PINSTRAP[1] AUD_PORT_CONN_PINSTRAP[0]	PS_3[5] PS_3[4] PS_0[5]	NA NA NA	STRAPS TO INDICATE THE NUMBER OF AUDIO CAPABLE DISPLAY OUTPUTS 111 = 0 usable endpoints 110 = 1 usable endpoints 101 = 2 usable endpoints 100 = 3 usable endpoints 011 = 4 usable endpoints 010 = 5 usable endpoints 001 = 6 usable endpoints 000 = all endpoints are usable	XXX




Memory Aperture size

GPIO9 BIOSROM		GPIO13 ROMIDCFG2	GPIO12 ROMIDCFG1	GPIO11 ROMIDCFG0
0	128M	0	0	0
0	256M	0	0	1
0	64M	0	1	0
0	32M	0	1	1
0	512M	1	0	0
0	1G	1	0	1
0	2G	1	1	0
0	4G	1	1	1

It is a shared pin strap with CONFIG[2:0] if BIOS_ROM_EN is set to 0.

Power Up/Down Sequence




PROJECT : R33
Quanta Computer Inc.


Document Number
THAMES LVDS / STRAP

Rev
1A

Date: Wednesday, August 31, 2011 Sheet 17 of 43







Support BACO Mode



For Thames a dedicated BEAD is required
for each DPAB_VDD18, DPCD_VDD18, DPEF_VDD18

For Thames a dedicated BEAD is required
for each DPAB_VDD10, DPCD_VDD10, DPEF_VDD10




<14,16,18,43> +1.0V_VGA
<15,16,18,43> +1.8V_VGA



PROJECT : R33
Quanta Computer Inc.

Size Custom	Document Number THAMES_DP Powers	Rev 1A
Date: Wednesday, August 31, 2011	Sheet 19 of 43	





PROJECT : R33
Quanta Computer Inc.

Size Custom	Document Number THAMES_MEM_Interface	Rev 1A
Date: Wednesday, August 31, 2011 Sheet 20 of 43		




<20> VMA_MA[13..0] VMA_MA[13..0] <20> VMA_DQ[63..0] <20> VMA_WDQS[7..0] <20> VMA_RDQS[7..0]









100mA



Please note that 2011 camera is +3V a We do not need to use 5V -> 3.95V regulator!

follow L6 location

USBP4- R8 *0.4 USBP4- R
USBP4+ R9 *0.4 USBP4+ R






<2,6,7,8,9,10,12,13,14,18,24,25,26,27,28,29,30,31,32,33,39,40,42,43> +3V
<7,30,31,34,35> +3VPCU
<7,10,18,24,25,27,31,32,33,39> +5V
<32,34,39,43> +12VALW
<34,35,36,38,39,41,42,43> +VIN




PROJECT : R33
Quanta Computer Inc.

Size	Document Number	Rev
Custom	LCD CONN/LID/CAM	1A
Date: Wednesday, August 31, 2011	Sheet 23 of 43	


The schematic diagram illustrates the internal circuitry of the DFDS15FR295 D-sub connector assembly. It shows the connection between the CRT signals (CRT_R_1, CRT_G_1, CRT_B_1) and the D-sub connector pins (11, 12, 13, 14, 15). The circuit includes several components: resistors R16, R13, and R15 (150F_4); capacitors C24, C29, C23, C26, C25, and C27 (5.6P/16V_4); and inductors L9, L8, and L7 (BK1608LL680). The CRT signals are connected to the D-sub connector pins via a series of components. The D-sub connector is labeled CRT CONN CN14. The diagram also shows the connection to the CRT connector (CN14) and the D-sub connector (CN15).




EMI request




EMI request




Add for EMI





close to HDMI conn




DISCRETE HDMI I2C SELECT
Close to HDMI Connector




reserve for Intel DG



EMI request






reserved for EMI




PROJECT : R33
Quanta Computer Inc.

Size Custom	Document Number HDMI CONN	Rev 1A
Date: Wednesday, August 24, 2011	Sheet 25 of 43	








COMPONENT CHOICES:
 The selection of ferrite beads can have a large effect on THD+N, causing failures versus the WLP requirements. At this time, IDT has verified three ferrite beads that will meet the WLP performance requirements:
 Murata: BLM18BD601SN1D
 TDK: MMZ1608Y601BTA
 Taiyo Yuden: LF BK 1608HM601-T




PROJECT : R33
Quanta Computer Inc.


Size	Document Number	Rev
Custom	USB/BT/Audio Jack	1A
Date: Monday, August 29, 2011	Sheet 28 of 43	








TOUCH PAD Con.




Size Custom	Document Number LED/KB/SW/TP	Rev 1/
Date: Wednesday, August 24, 2011		Sheet 31 of 43

CPU FAN




SATA HDD CONNECTOR


32




SATA ODD CONNECTOR



follow INTEL DG change eject PU to +3V.




High : ODD power down
Low : ODD power on




PROJECT : R33
Quanta Computer Inc.


Size	Document Number	Rev
Custom	HDD/ODD/FAN	1A
Date: Thursday, August 25, 2011	Sheet 32 of 43	


Mini PCI-E Card 1
WLAN




Accelerometer Sensor














CPU system agent
 voltage slew rate of 0.5 -10 mV/ μ s


H_FC_C22 VID0	VCCSA_SEL VID1	Vout
0	0	0.9V
0	1	0.80V (SV-RT8241DZGQW) 0.85V (LV-RT8241EZGQW)
1	0	0.725V
1	1	0.675V









	PROJECT : R33		
	Quanta Computer Inc.		
	Size	Document Number	Rev
	Custom	1.0V(RT8228BZ)/1.8V(G5173)	1A
Date:		Wednesday, August 31, 2011	Sheet 38 of 43










SV 35W CPU
VID1=0.9V
IccMax=53A
Icc_Dyn=43A
Icc_TDC=36A
R_LL=1.9m ohm
OCP=60A





SV 35W GT2
VID1=1.23V
IccMax=33A
Icc_Dyn=20.2A
Icc_TDC=21.5A
R_LL=3.9m ohm
OCP=36A










+3V	<2,6,7,8,9,10,12,13,14,18,23,24,25,27,28,29,30,31,32,33,39,40,42>
+VIN	<23,34,35,36,37,38,39,41,42>
+1.8V	<4,7,10,38>
+3VS5	<2,6,7,8,9,10,23,33,35,38,39,42>
+5VSS	<10,28,35,36,37,38,39,40,41,42>
+3V_VGA	<18>
+12VALW	<32,34,39>
+1.5VSUS	<2,4,10,12,13,37>
+1.5V_VGA	<18,20,21,22>
+1.8V_VGA	<15,16,18,19>
+3V_DELAY	<15,17,18,42>
+VGA_CORE	<18,42>



(5A)



 PROJECT : R33 Quanta Computer Inc.		
Size Custom	Document Number +VGACORE (RT8208/1.8V)	Rev 1A
Date: Monday, August 29, 2011 Sheet 43 of 43		